We have investigated the correlation between the microwave loss and patterning method for coplanar waveguide titanium nitride resonators fabricated on Si wafers. Three different methods were investigated: fluorine-and chlorine-based reactive ion etches and an argon-ion mill. At high microwave probe powers the reactive etched resonators showed low internal loss, whereas the ion-milled samples showed dramatically higher loss. At single-photon powers we found that the fluorine-etched resonators exhibited substantially lower loss than the chlorine-etched ones.
Superconducting resonators are essential building blocks of quantum electrical circuits.
They are used for dispersive readout and coupling of superconducting quantum bits, quantum information storage and for detector detector applications [1] [2] [3] [4] [5] . This has lead to extensive efforts to understand and minimizing the loss of these devices [6] [7] [8] [9] [10] [11] . One very promising material for building low-loss superconducting resonators is titanium nitride (TiN), which has been shown to have very low loss at high as well as at low drive powers [12, 13] .
Here we present experimental results relating the observed microwave loss in thin-film TiN resonators to the method of etching used for patterning the devices. The resonators used were frequency-multiplexed quarter-wavelength coplanar waveguides (CPW) on a silicon substrate. On each chip, ten resonators with varying coupling strength and resonance frequencies were coupled to a common feedline [14] . The coupling was designed to give an external quality factor ranging from 0.5 million to 5 million, and a resonance frequency between 4 GHz and 7 GHz, depending on kinetic inductance.
In this work, three different etches were investigated: a fluorine (F)-based reactive ion etch (RIE), a chlorine (Cl)-based RIE and an argon ion mill. The etches were chosen due to their wide use and fundamentally different natures. The F etch has a relatively low etch rate of TiN compared to its Si etch rate, the Cl etch has almost identical etch rates for Si and TiN, and the argon-ion mill is a completely physical etch.
All devices were fabricated on highly resistive intrinsic Si(100) 3" wafers. The wafers were exposed to a hydrofluoric (HF) vapor etch to remove the native oxide prior to the film growth. The HF etch also hydrogen-terminates the Si surface, which has been shown to be crucial for achieving low loss in resonators on Si [15] . Within minutes after the HF etch, the wafers were transferred into a high-vacuum sputtering system. A TiN film (40 nm thick) was deposited by reactive sputtering at 500 ℃, 250 W DC power, 4 mT chamber pressure, 15 sccm argon flow, 10 sccm nitrogen flow, and an RF-induced 100 V substrate DC bias. The TiN films were patterned into CPW resonators by the use of optical lithography and etched by the use of one of the three different methods. Parameters for the etches are summarized in Table I. The wafers were diced into chips and wire-bonded into an aluminium sample box equipped with microwave launchers. To reduce the risk of trapping magnetic flux during cool-down, the sample box was placed inside niobium and cryoperm shields. The devices were then cooled to the base temperature of an adiabatic demagnetization refrigerator (≈ 50 mK).
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The microwave line used to drive the resonators was attenuated by 80 dB and filtered by the use of low-pass filters with a cut-off frequency of 12 GHz. A high-electron-mobility transistor (HEMT) placed at the 3 K stage was used to amplify the signal from the sample. To reduce thermal radiation from the HEMT, a 3.5 GHz high-and a 12 GHz low-pass filter as well as a two stage isolator with an isolation of ≈ 40 dB were placed between the sample and the HEMT. The microwave response of each device was measured through the scattering parameter S 21 of the feedline by the use of a vector network analyzer. The internal and external quality factors (Q int and Q c respectively) were extracted through a circular fitting procedure [16] of the real and imaginary parts of the S 21 response. To maximize the fit accuracy, resonators with similar Q int and Q c were chosen.
Measurements of six resonators, labelled F1, and F2 for the F-etched, Cl1, Cl2, and Cl3 for the Cl-etched, and IM for the ion-milled, respectively, are presented here. The parameters of the resonators are summarized in Table II . The extracted internal loss (tan(
is plotted in Figure 1 
where r is the position inside the volume under integration and V tot is the total volume. Here E c is the saturation electrical field of the TLSs and E( r) is the local electric field strength, δ 0 V is the loss at small electric field and low temperature, and ω r = 2πf r is the (angular) resonance frequency. The device temperature T was found to be low enough that thermal excitation of the TLSs was negligible, i.e., T < ω r /2k B .
To fit Eqn. 1 to the measured loss, the electric field E( r) was numerically calculated on a cross-section of the resonators by the use of a finite-element (FEM) solver. The actual CPW profile was obtained through microscopy on neighboring devices cross sections, see Figure   2 . The sinusoidal voltage dependence along the length of the resonator is also considered when fitting Eqn. 1.
In the calculations we used the following assumptions: fist, that the conductor-substrate (C-S) interface consists of a 2 nm thick SiN x layer (confirmed from pre-sputtering ellipsometer measurements [13] ) with a relative dielectric constant ǫ r =7.6; second, that the substrate-vacuum (S-V) interface is a 3 nm thick layer with ǫ r = 3.9 (dielectric constant of SiO 2 ); third, that the conductor-vacuum (C-V) interface has a ǫ r = 10 (value of many metal oxides) and that it is 3 nm thick. We do not know the actual dielectric constant of the C-S interface, but as will be shown later, this is not important as long as ǫ r ≫ 1.
We find that Eqn. 1 fits the power dependence of the loss for the F-and Cl-etched resonators if we include a constant loss term in the expression. The origin of this powerindependent loss is, as of yet, not determined. One possible reason for the loss could be, despite the double-layer magnetic shielding, trapped magnetic flux in the vicinity of the resonators [17] . We find that it varies by two orders of magnitude between the resonators (ranging from 4 ×10 −8 for resonator Fl2 to 1.8 ×10 −6 for resonator Cl1). However, since this loss is much less than the TLS loss at low powers for a given resonator it can be extracted as a fitting parameter.
The power dependence of the loss is well fitted by the use of the calculated electric field at both the S-V and the C-S interface by changing the critical electric field. For resonator F1 and F2 we find E c = 8 to 10 V·m −1 for the S-V and E c = 12 V·m −1 for the C-S interface.
For resonator Cl1, Cl2 and Cl3 we find E c =25 to 40 V·m −1 for both interfaces. The fact that the F-etched and Cl-etched resonator loss data do not fit to the same E c suggests that the loss is dominated by TLSs in different environments.
The much greater loss observed for the ion-milled resonator IM can, most likely, be attributed to the fence-like structure found on the CPW edges. The fences are formed due to re-deposition of Si onto the edges of the photoresist during the ion-mill process. After the photoresist is stripped off, the fences remains on the edges of the CPW and hence causing the higher loss, see in Figure 2 (d).
To analyze the low-power loss, we calculate the filling factors for the S-V, C-V and C-S interfaces. The filling factor, F V , of region V is the ratio of the electric energy stored in 4 region V to the total electric energy stored:
The filling factors depend on the geometry of the devices. It has previously been shown that the loss is well explained through filling factor arguments as the resonator trench is changed [18] . Assuming that all TLSs are located at the interfaces, the total TLS loss becomes:
The filling factors for the different resonators are shown in Figure 3 . We find that the filling factor of the C-V interface is about one order of magnitude smaller than that of the S-V and C-S interfaces. This agrees with the result of Wenner et al. [11] , indicating that the loss at the conductor surface would have to be one order of magnitude higher than the loss at the other interfaces in order to dominate. This is interesting, since the electric field in the Si substrate and the vacuum are nominally the same, thus, by looking only at Eqn. 2, one can easily be led to be believe the participation ratios of the top and bottom conductor interfaces should also be nominally the same. The much lower filling factor of the top surface comes from the fact that it is the perpendicular displacement field (D ⊥ = ǫE ⊥ ), and not the electric field that has to be continuous at the interface. The imposed boundary condition on D ⊥ causes the electric field to be either enhanced or suppressed when going to a region with higher ǫ r or lower ǫ r , respectively. Therefore, relatively high ǫ r of the conductor interfaces compared to the substrate is desirable to reduce the loss.
In the calculation of the filling factor of the C-V interface, we assumed ǫ r = 10. If we instead assume that the top surface is TiO x (ǫ r > ∼ 40), the filling factor would be suppressed even further.
To compare the TLS losses of the resonators we first subtract the power-independent background loss. We then compare resonators Cl1 and F1, which are fabricated on the same Si wafer. Using Eqn. 3 and assuming that the loss of the C-S interface δ C-S is equal for the two resonators, we find that δ C-S ≤ 0.4 × 10 for the higher loss is radiation damage. We have investigated two methods of decreasing the loss due to the Cl etch. First, we decreased the DC bias during the etch to 0 V to reduce potential ion damage. This did not notability decrease the loss of the resonator. Secondly we performed a short (11 seconds) F etch. This decreased the measured loss of the Cl-etched resonator by more than a factor of two. These results lead us to believe that the higher loss is most likely due to the result of a lower etch rate and potentially also the presence of boron in the etch gas, which could be implanted into the Si substrate and act as a dopant. The higher etch rate of the F-process is also preferred, because any induced defects get removed at a higher rate, leaving fewer defects at the substrate surface [19] .
In conclusion, we have investigated how different etch processes affect the loss of TiN CPW resonators on Si substrates. We found the highest loss for resonators patterned by an Ar-ion mill. We attribute the high loss to a fence-like structure found on the edges of the CPW. The fence structures are formed due to re-deposition of Si onto the photoresist during processing.
The lowest loss was observed for a F-based RIE process. From calculated filling factors we conclude that the loss of the F-processed Si surface is lowered by at least a factor of 6 two than that of the Cl-processed surface. We found that it is the loss originating from the CPW trench that dominates for the Cl-etched resonators. The trench loss is related to the etch chemistry and not to the DC bias or the amount of trenching.
These results suggest that even higher quality factors could be achieve by optimizing the Fig. 1 (a) ). The parameters of the different etches are given in 
